I wrote this deep dive on FPGA signal synchronization after seeing too many systems fail due to metastability. The lab covers CDC synchronizers, proper debouncing, and why external signals are essentially trying to break your system.
I'm curious about the approaches others use. What's been your experience with clock domain crossing?